

80mΩ, 1.5A Current Limited USB Power Switch

DESCRIPTION

The SUM20163 are current limited P-channel MOSFET power switch designed for high-side load switching applications. This switch operates with inputs ranging from 2.5 V to 5.5 V, making it ideal for both 3.3 V and 5 V systems. An integrated current-limiting circuit protects the input supply against large currents which may cause the supply to fall out of regulation. The SUM20163 is also protected from thermal overload which limits power dissipation and junction temperatures. Current limit threshold is fixed internally. The quiescent supply current in active mode is only 25 μ A. In shutdown mode, the supply current decreases to less than 1 μ A.

The SUM20163 is available in Pb-free packages and is specified over the -40°C to +85°C ambient temperature range.

FEATURES

- Input Voltage Range: 2.5 V to 5.5 V
- Fixed Current Limit
- Reverse Current Blocking
- Short-Circuit Response: 2 µs Typical
- Very Low Quiescent Current: 25 µA Typical
- 1 µA Max Shutdown Supply Current
- Under-Voltage Lockout
- Thermal Shutdown
- 4 kV ESD Rating
- Ambient Temperature Range: -40°C to +85°C
- Package: SOT23-5

APPLICATIONS


- Laptop/Desktop Computers and NetBooks
- 3G Wireless Cards
- Smart Phones and PDAs
- LCD TVs and Monitors
- Set-Top-Boxes
- MP3/MP4
- Printers
- Portable Game Players
- Portable Media Players and MIDs
- USB Keyboards
- USB Hard Disk Drives
- USB Memory Drives
- USB Hubs



ORDER INFORMATION

Model	Package	Ordering Number	Packing Option
SUM20163	SOT23-5	SUM20163KA5	Tape and Reel, 3000

PIN CONFIGURATION (Top View)




PIN DESCRIPTIONS

Pin	Symbol	Description
1	OUT	Power output.
2	GND	Ground Pin.
3	FLT	Over-current and over-temperature fault reporting signal output, active low with 6 ms blanking time for over-current conditions.
4	EN	Enable input, high enable.
5	IN	Power supply input.



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

Parameters	Rating	Unit
IN, EN, FLT Voltage	-0.3 to 6	V
OUT Voltage	-0.3 to V _{IN} + 0.3	V
OUT Current	Internal Limited	A
Power Dissipation	300	mW
Package Thermal Resistance (θ_{JA})	250	°C/W
Operating Junction Temperature	-40 to 125	°C
Storage Temperature	-55 to 150	°C
Lead Temperature (Soldering, 10 sec)	300	°C

NOTE:

Stresses beyond those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.



CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SUMSEMI recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SUMSEMI reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SUMSEMI sales office to get the latest datasheet.

ELECTRICAL CHARACTERISTICS

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
V _{IN}	Input Voltage Range		2.5		5.5	V
V _{UVLO}	Input UVLO		1.4	1.8	2.2	V
I _{SHDN}	Input Shutdown Quiescent Current	Disabled, V _{EN} = 0 V, OUT floating or shorted to ground		0.1	1	μA
IQ	Input Quiescent Current /Channel	Enabled, $V_{EN} = V_{IN}$, $I_{OUT} = 0$		25	60	μA
R _{DS(ON)}	Switch on-resistance	V _{IN} = 5 V, I _{OUT} = 0.6 A		80	120	mΩ
I _{LMT}	Current Limit	V _{IN} = 5 V, V _{OUT} = 4.5 V	1.5	2.1	2.7	А
VIL	EN Input Logic Low Voltage				0.8	V
VIH	EN Input Logic High Voltage		2			V
I _{SINK}	EN Input leakage	V _{EN} = 5 V		0.01	1	μA
T _{ON}	Output Turn-on Delay Time	V_{IN} = 5 V, C_L = 1 μ F, R_{LOAD} = 100 Ω	0.5	0.9	1.3	ms
T _R	Output Turn-on Rise Time	V_{IN} = 5 V, C_L = 1 μ F, R_{LOAD} = 100 Ω	0.3	0.5	0.7	ms
T _{OFF}	Output Turn-off Delay Time	V_{IN} = 5 V, C_L = 1 μ F, R_{LOAD} = 100 Ω	0.1	0.5	0.9	ms
T _F	Output Turn-off Fall Time	V_{IN} = 5 V, C_L = 1 μ F, R_{LOAD} = 100 Ω	50	230	400	μs
T _{FLT_BLANK}	FLT Blanking Time		2	6	10	ms
V_{FLT_Lo}	FLT Logic Low Voltage	I _{FLT(SINK)} = 1 mA			0.2	V
I _{FLT}	FLT Leakage Current	V _{FLT} = 5 V, Enabled, No Fault Conditions		0.1	1	μA
Rdischrg	Output discharge FET Rdson	V _{IN} = 5 V, V _{EN} = 0 V, V _{OUT} = 5 V	200	400	800	Ω
I _{REV}	Reverse leakage current	V_{OUT} = 5 V , V_{IN} = 0 V measure I_{VOUT}		0.2	2	μA
T _{SHDN}	Thermal shutdown threshold	V _{IN} = 5 V	120	135	155	°C
T _{HYS}	Thermal shutdown hysteresis	V _{IN} = 5 V		15		°C


 V_{IN} = +5.0 V, T_A = -40°C to 85°C, typical values at T_A = 25°C, unless otherwise stated.

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. **SUMSEMI** (and designs) are registered trademarks of SUMSEMI Corporation. Copyright SUMSEMI Corporation. All Rights Reserved. All other trademarks mentioned are the property of their respective owners.



SUM20163

TYPICAL PERFORMANCE CHARACTERISTICS



FUNCTIONAL DESCRIPTION

Operation

SUM20163 is an integrated power switch with a low Rdson P-channel MOSFET, internal gate rive circuit, fixed current limiting, and thermal protection. When the device is active, if there is no load, the device only consumes 25 µA supply current, which makes the device suitable for battery powered applications.

Power Supply Considerations

A 0.01 μ F to 0.1 μ F ceramic bypass capacitor between IN and GND, close to the device, is recommended. Placing a high-value electrolytic capacitor on the output pin(s) is recommended when the output load is heavy. This precaution reduces power-supply transients that may cause ringing on the input and minimize the input voltage droops. Additionally, bypassing the output with a 0.01 μ F to 0.1 μ F ceramic capacitor improves the immunity of the device to short-circuit transients.

Power Dissipation and Junction Temperature

The low on-resistance on the P-channel MOSFET allows the small surface-mount packages to pass large currents. It is good design practice to check power dissipation and junction temperature for each application. Begin by determining the $R_{DS(ON)}$ of the P-channel MOSFET relative to the input voltage and operating temperature. Using the highest operating ambient temperature of interest and $R_{DS(ON)}$, the power dissipation per switch can be calculated by:

$$P_{\rm D} = R_{\rm DS(ON)} \times I^2$$

Finally, calculate the junction temperature:

$$T_{J} = P_{D} \times R_{\theta JA} + T_{A}$$

Where:

T_A = Ambient temperature

 $R_{\theta JA}$ = Thermal resistance

 P_D = Total power dissipation

Compare the calculated junction temperature with the maximum junction temperature which is 125°C. If they are within degrees, either the maximum load current needs to be reduced or another package option will be required.



Over Current

A sense FET is employed to check for over-current conditions. When an over-current condition is detected, the device maintains a constant output current and reduces the output voltage accordingly. SUM20163 will limit the current until the overload condition is removed or the device begins to thermal cycle.

Three possible overload conditions can occur. In the first condition, the output has been shorted before the device is enabled or before $V_{I(IN)}$ has been applied. The SUM20163 senses the short and immediately switches into a constant-current output.

In the second condition, a short or an overload occurs while the device is enabled. At the instant the overload occurs, high currents may flow for a short period of time before the current-limit circuit can react .

After the current-limit circuit reached the over-current trip threshold, the device switches into constant-current mode.

In the third condition, the load has been gradually increased beyond the recommended operating current. The current is permitted to rise until the current-limit threshold is reached or until the thermal limit of the device is exceeded. The SUM20163 is capable of delivering current up to the current-limit threshold without damaging the device. Once the threshold has been reached, the device switches into its constant-current mode.

FLT Output

The FAULT Flag (\overline{FLT}) is provided to alert the system if a SUM20163 load is not receiving sufficient voltage to operate properly. If current limiting circuit is active for more than approximately 6 ms, the FAULT Flag is pulled to ground through an approximately 100 Ω resistor. The filtering of voltage or current transients of less than 6-ms prevents capacitive loads connected to the SUM20163 output from activating the FAULT Flag when they are initially attached. However, if the device is entering over-temperature conditions, the \overline{FLT} will be pulled low without delay or deglitch. Pull-up resistance of 1 k Ω to 100 k Ω on \overline{FLT} pin is recommended. Since \overline{FLT} is an open drain terminal, it may be pulled up to any unrelated voltage less than the maximum operating voltage of 5.5 V, allowing for level shifting between circuits.

Thermal Protection


Thermal protection prevents damage to the IC when heavy-overload or short-circuit faults are present for extended periods of time. The SUM20163 implements a thermal sensing to monitor the operating junction temperature of the power distribution switch. In an over-current or short-circuit condition, the junction temperature rises due to excessive power dissipation. Once the die temperature rises to approximately 135°C due to over-current conditions, the internal thermal sense circuitry turns the power switch off, thus preventing the power switch from damage. Hysteresis is built into the thermal sense circuit, and after the device has cooled approximately 15°C, the switch turns back on. The switch continues to cycle in this manner until the load fault or input power is removed.



PCB Layout Guide


PCB layout is very important to achieve stable operation. It is highly recommended to duplicate EVB layout for optimum performance. If change is necessary, please follow these guidelines for reference.

- 1) Keep the path of current short and minimize the loop area formed by Input and output capacitor.
- Output capacitor and IC must be on the same side, The distance of OUT pin and output capacitor < 3 mm is recommended.



- 3) Bypass ceramic capacitors are suggested to be put close to the IN Pin.
- 4) Connect IN, OUT, and especially GND respectively to a large copper area to cool the chip to improve thermal performance and long-term reliability.
- 5) A 2-layer PCB layout is recommended.

APPLICATION CIRCUITS



Note: Tantalum or Aluminum Electrolytic capacitors (C1 and C2) may be required for USB applications.





V 1.0

www.sumsemi.com.


PACKAGE OUTLINE

SOT23-5





θ



Symbol	Dimensions in Millimeters			
Symbol	Min	Nom	Мах	
A			1.250	
A1	0.000	0.075	0.150	
b	0.300		0.500	
С	0.100		0.250	
D	2.826	2.926	3.026	
E	2.600	2.800	3.000	
E1	1.526	1.626	1.726	
e	0.950BSC			
L	0.350	0.450	0.600	
θ	0°		8°	