# High efficiency, 2 A synchronous rectification Step-Down Converter 

## FEATURES

- $2.5 \mathrm{~V} \sim 6 \mathrm{~V}$ input voltage range
- $\quad 35 \mu \mathrm{~A}$ ultra-low quiescent current
- Internal soft-start reduces chip stress
- Short circuit protection Hiccup mode
- Internal integrated low R $\mathrm{RS}_{(\mathrm{ON})}$ switch
- Over Voltage Protection
- 1.5 MHz switching frequency minimizes external components
- Optimized PFM mode for battery applications to improve light-load efficiency and extend battery life
- $100 \%$ duty cycle supports input and output low dropout operation
- Available in SOT23-5, SOT23-6


## DESCRIPTION

The SUM5202 is a high-efficiency synchronous Buck converter that can operate over a wide input voltage range of 2.5 V to 6 V and can deliver up to 2 A of output current. It integrates the main switch and synchronous switch inside, and has extremely low on-resistance to reduce conduction loss. The switching frequency is 1.5 MHz , which can reduce the size of the external inductor and output capacitor and reduce the output voltage ripple.

The SUM5202 is available in SOT23-5 and SOT23-6 packages.

## APPLICATIONS

- Set-top box, security camera
- Mobile phones, handheld game consoles, media players
- Electric toys, meters, etc.


## APPLICATION CIRCUITS



## ORDERING INFORMATION

| Model | Package | Ordering Number | Packing Option |
| :---: | :---: | :---: | :---: |
| SUM5202 | SOT23-5 | SUM5202KA5 | Tape and Reel, 3000 |
|  | SOT23-6 | SUM5202KA6 | Tape and Reel, 3000 |

## PIN CONFIGURATION (Top View)



SOT23-5


SOT23-6

## PIN DESCRIPTIONS

| Pin |  | Name | Function |
| :---: | :---: | :---: | :--- |
| SOT23-5 | SOT23-6 |  | EN |
| 1 | 1 | Enable signal input pin, the chip works when input high level, do not leave <br> the pin floating. |  |
| 2 | 2 | GND | Ground Pin. |
| 3 | 3 | SW | Inductor pin. This pin should be connected to the switching node of the <br> inductor. |
| 4 | 4 | IN | Power input pin. Use a ceramic decoupling capacitor of at least 4.7uF to <br> connect this pin to ground. |
| - | 5 | PG | Power good pin, indicating whether the output power is ready. <br> 5 |
| 6 | FB | Feedback pin. Connect this pin to the center point of the output divider <br> resistor to set the output voltage. |  |

## ABSOLUTE MAXIMUM RATINGS ${ }^{(1)}$

| Parameter |  |  | Value | Unit |
| :---: | :---: | :---: | :---: | :---: |
| IN Pin Voltage Range to GND |  |  | -0.3 to 6.5 | V |
| SW Pin Voltage Range to GND |  |  | -0.3 to 6.5 | V |
| EN, FB, PG Voltage |  |  | -0.3 to 6.5 | V |
| Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) |  |  | -40 to 85 | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range ( $\mathrm{TsTG}_{\text {s }}$ ) |  |  | -55 to 150 | ${ }^{\circ} \mathrm{C}$ |
| Thermal Resistance, Junction to Ambient$\left(\theta_{\mathrm{JA}}\right)^{(2)}$ |  | SOT23-5 | 250 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | SOT23-6 | 220 |  |
| Thermal Resistance, Junction to Case ( $\mathrm{Jjc}^{\text {) }}$ |  |  | 130 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| ESD | HBM |  | 2000 | V |
|  | CDM |  | 1000 |  |

NOTE:

1) Stresses beyond those listed under "ABSOLUTE MAXIMUM RATINGS" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.
2) This particular frame decreases the total thermal resistance of the package and increases its ability to dissipate power when an appropriate area of copper on the printed circuit board is available for heat-sinking.

## CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SUMSEMI recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. SUMSEMI reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SUMSEMI sales office to get the latest datasheet.

## ELECTRICAL CHARACTERISTICS

( $\mathrm{V}_{\mathrm{IN}}=5 \mathrm{~V}$, $\mathrm{V}_{\text {OUt }}=2.5 \mathrm{~V}, \mathrm{~L}=2.2 \mu \mathrm{H}, \mathrm{C}_{\text {out }}=10 \mu \mathrm{~F}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$, unless otherwise specified)

| Symbol | Parameter | Conditions | Min. | Typ. | Max. | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIN | Input Voltage Range |  | 2.5 | 5 | 6 | V |
| OVP | Over Voltage Protection |  |  | 6.5 |  | V |
| Vuvio | Input UVLO threshold | $\mathrm{V}_{\text {IN }}$ rising |  | 2.3 | 2.45 | V |
| $\mathrm{V}_{\text {HYS }}$ | UVLO hysteresis |  |  | 0.18 |  | V |
| $\mathrm{I}_{\mathrm{Q}}$ | Quiescent Current | lout $=0, \mathrm{~V}_{\text {FB }}=\mathrm{V}_{\text {REF }}{ }^{*} 105 \%$ |  | 35 | 65 | $\mu \mathrm{A}$ |
| Ishon | Shutdown Current | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 0.1 | 10 | $\mu \mathrm{A}$ |
| Vref | Feedback Reference Voltage |  | 0.588 | 0.600 | 0.612 | V |
| Rds(On), | PFET RON |  |  | 110 |  | $\mathrm{m} \Omega$ |
| $\mathrm{R}_{\text {ds(ON), }}$ | NFET RON |  |  | 72 |  | $\mathrm{m} \Omega$ |
| ILim | PFET Current Limit | $\mathrm{V}_{\text {Out }}=2.5 \mathrm{~V}$ | 3 |  |  | A |
| IDis | SW Discharge current | $\mathrm{V}_{\text {EN }}=0 \mathrm{~V}$ |  | 160 |  | mA |
| $\mathrm{V}_{\text {ENH }}$ | EN rising threshold |  | 1.5 |  |  | V |
| $\mathrm{V}_{\text {EnL }}$ | EN falling threshold |  |  |  | 0.4 | V |
| IEN_LK | EN Leakage Current |  |  | 0.01 | 2.0 | $\mu \mathrm{A}$ |
| VPG_tH | Power Good Threshold | PG low, FB falling |  | 90 |  | \% |
|  |  | PG high, FB rising |  | 90 |  | \% |
| IPG_SINK | Power Good Sink Current |  |  |  | 2.0 | mA |
| Fosc | Oscillator Frequency | lout $=0.5 \mathrm{~A}$ |  | 1.5 |  | MHz |
|  |  | Vout $=0 \mathrm{~V}$ |  | 400 |  | kHz |
| ton_min | Min ON Time |  |  | 60 |  | ns |
| $\mathrm{D}_{\text {max }}$ | Max Duty Cycle |  | 100 |  |  | \% |
| Tss | Soft Start Time |  |  | 500 |  | us |
| Tsd | Thermal Shutdown Temperature |  |  | 165 |  | ${ }^{\circ} \mathrm{C}$ |
| Thys | Thermal Shutdown Hysteresis |  |  | 25 |  | ${ }^{\circ} \mathrm{C}$ |

## FUNCTIONAL DESCRIPTION

## Input Protection

The chip has an under-voltage lockout function, which ensures that the chip will not start until the battery voltage reach the specified voltage, and a hysteresis function is set for UVLO to ensure that noise on the power supply does not cause system failure. When the input voltage is less than 2.5 V , the chip stops working and is in a protection state. The under-voltage lockout circuit of the chip has a simple structure, low power consumption, and only a very small static power consumption, which does not affect the efficiency of the power supply, hardly increases the burden on the chip cooling system and affects the stability of the system, and enables the system to be able to work properly.

## Output Protection

The chip has an output over-voltage protection function, which prevents the power supply from inputting too high voltage to the more sensitive devices. Once the power has been switched on, the OVP will continue to working and cannot be switched off manually. If the output voltage exceeds the OVP setting value, the power output will be switched off, thus protecting the device from damage caused by excessive voltage.
The chip has an output over-current protection function, which prevents the load from being burned out due to excessive output current. When the output current exceeds the OCP setting value, the power supply output will be switched off.
The chip has a short-circuit protection function. When the output terminal is short-circuited, the chip will be switched off and the output will be stopped to avoid circuit damage.

## Soft Start

During the power-up of the chip, the output voltage rises from zero to the maximum value. Due to the effect of negative feedback, the duty cycle of the PWM control signal of the power tube changes from the maximum value and gradually decreases until the circuit is stable. Due to the existence of output filter capacitors in the circuit, it is easy to generate inrush current when charging the capacitors. At this time, a large current will flow through the power tube, which is easy to burn the circuit system. Therefore, there is a voltage soft start in the chip, and the output voltage gradually increases from OV to the rated output voltage during power-on, reducing the inrush current received by the load.

## Power Good (only for SUM5202KA6)

The PG pin is an open-drain output state. When the chip is just powered on, the PG pin is in a highimpedance output state. When the output voltage is normal, the PG pin is a low impedance output. Connect a pull-up resistor to this pin to output a high level just after power-on, and output a low level after the output is stable

## FB Adjustment

FB is feed-back, the output voltage is divided by the resistor and then connected to this pin. The feedback voltage will be connected to the internal comparator of the chip and compared with the internal reference voltage ( 0.6 V ). The result of the comparison will control the change of the duty cycle, so as to achieve the purpose of stabilizing the voltage.

## PWM/PFM Working Mode

The PWM/PFM hybrid control method is to stabilize the output voltage by changing the width and pulse frequency of the square wave. At full load, PWM is used, which has relatively high efficiency and a wide range of duty cycles. The PFM work mode is used at light load, which has higher efficiency than PWM.

## APPLICATION INFORMATION

## Setting Output Voltages

The output voltage is set by an external resistor divider according to Equation:

$$
\mathrm{V}_{\text {OUT }}=\mathrm{V}_{\text {FB }} \times\left(1+\frac{R_{H}}{R_{L}}\right)=0.6 \mathrm{~V} \times\left(1+\frac{R_{H}}{R_{L}}\right)
$$

There is no strict requirement for the feedback resistor. An $R_{H}$ value greater than $10 \mathrm{k} \Omega$ is reasonable for most applications. RL must not be higher than $100 \mathrm{k} \Omega$ to achieve high efficiency at light load while providing acceptable noise sensitivity.


Figure 2 Feedback Network

## Selecting the Inductor

Most applications work best with a $1 \sim 2.2 \mu \mathrm{H}$ inductor. Select an inductor with a DC resistance less than $50 \mathrm{~m} \Omega$ to optimize efficiency. a high-frequency, switch-mode power supply with a magnetic device produces a strong electronic magnetic inference in the system. Any shield inductor, are ideal for applications as they can decrease the influence effectively.
For most designs, estimate the inductance value with Equation:

$$
\mathrm{L}=\frac{V_{\text {OUT }} \times\left(V_{I N}-V_{\text {OUT }}\right)}{V_{I N} \times \Delta I_{L} \times f_{s}}
$$

Where $\Delta L_{L}$ is the inductor ripple current.
Choose an inductor current that is approximately $30 \%$ of the maximum load current. The maximum inductor peak current can be calculated with Equation:

$$
I_{P E A K}=I_{L O A D}+\frac{\Delta I_{L}}{2}
$$

## Selecting the Input Capacitor

A typical X 5 R or better grade ceramic capacitor with 6.3 V rating and no less than $10 \mu \mathrm{~F}$ capacitance is recommended. To minimize the potential noise problem, we place this ceramic capacitor really close to the IN and GND pins. Care should be taken to minimize the loop area formed by $\mathrm{CIIN}_{\mathrm{I}}$, and IN/GND pins.

When using ceramic capacitors, ensure that they have enough capacitance to provide a sufficient charge to prevent an excessive voltage ripple at the input. The input voltage ripple caused by the capacitance can be estimated with Equation:

$$
\Delta V_{I N}=\frac{I_{L O A D}}{f_{s} \times C_{I N}} \times \frac{V_{\text {OUT }}}{V_{I N}} \times\left(1-\frac{V_{\text {OUT }}}{V_{I N}}\right)
$$

## Selecting the Output Capacitor

The output capacitor is selected to handle the output ripple noise requirements. Both steady state ripple and transient requirements must be taken into consideration when selecting this capacitor. Estimate the output voltage ripple with Equation:

$$
\Delta V_{O U T}=\frac{V_{O U T}}{f_{s} \times L} \times\left(1-\frac{V_{O U T}}{V_{I N}}\right) \times\left(R_{E S R}+\frac{1}{8 \times f_{s} \times C_{O U T}}\right)
$$

Where $L$ is the inductor value, and RESR is the equivalent series resistance (ESR) value of the output capacitor. For the best performance, it is recommended to use X5R or better grade ceramic capacitor with 6.3 V rating and no less than $10 \mu \mathrm{~F}$ capacitance.

## PCB Layout Guidelines

Efficient layout of the switching power supplies is critical for stable operation. For best results, follow the guidelines below.

1. Place the high-current paths (GND, IN, and SW) very close to the device with short, direct, and wide traces.
2. Place the input capacitor as close to $\operatorname{IN}$ and GND as possible.
3. Place the external feedback resistors next to FB.
4. Keep the switching node SW short and away from the feedback network.
5. Keep the Vout sense line as short as possible or away from the power inductor, especially the surrounding inductor.

## PACKAGE OUTLINE

## SOT23-5



| Symbol | Dimensions In Millimeters |  |
| :---: | :---: | :---: |
|  | Min | Max |
| A | 1.00 | 1.40 |
| A1 | 0.00 | 0.10 |
| b | 0.30 | 0.50 |
| c | 0.10 | 0.25 |
| D | 2.70 | 3.10 |
| E | 2.50 | 3.10 |
| E1 | 1.50 | 1.80 |
| L | 0.20 | $0.95 B S C$ |

## PACKAGE OUTLINE

## SOT23-6



| Symbol | Dimensions In Millimeters |  |
| :---: | :---: | :---: |
|  | Min | Max |
| A | 1.050 | 1.250 |
| A1 | 0.000 | 0.100 |
| b | 0.300 | 0.500 |
| c | 0.100 | 0.200 |
| D | 2.670 | 3.170 |
| E | 2.500 | 3.100 |
| E1 | 1.350 | 1.850 |
| e | 0.300 | 0.600 |
| L | $0^{\circ}$ | $8^{\circ}$ |

