# SUMSEMI

# 4.5V to 18V Input, 4A Synchronous Step-Down Regulator

### DESCRIPTION

The SUM5841 is a highly integrated, wide input voltage, 4 A output synchronous buck convertor. The device is optimized to operate with minimum external component counts and also optimized to achieve low standby current.

This convertor adopts adaptive constant-on-time (ACOT) structure, and provides a fast transient response. It also supports both low-equivalent series resistance (ESR) output capacitors and ultra-low ESR ceramic capacitors with no external compensation components. During light load operation, SUM5841 operates in pulse frequency modulation (PFM) mode, which maintains high efficiency.

SUM5841 is available in a TSOT23-6 package.

### **FEATURES**

- 5 A Converters Integrated 50 mΩ and 22 mΩ FET
- ACOT mode control with fast transient response
- Input Voltage Range: 4.5 V to 18 V
- Output Voltage Range: 0.76 V to 7 V
- PFM mode during light load operation
- 580 kHz Switching Frequency
- Low Shutdown Current Less than 5 μA
- Start-up from Pre-Biased Output Voltage
- Cycle-by-Cycle Over-current Limit
- Hiccup-mode Over-current Protection
- Non-Latch UVP and TSD Protections
- Fixed Soft Start: 1.0 ms

### **APPLICATIONS**


- Digital TV Power Supply and Surveillance
- Disc Players
- Networking Home Terminal
- Digital Set Top Box

### **ORDER INFORMATION**

Model	Package	Ordering Number	Packing Option
SUM5841	TSOT23-6	SUM5841TKA6	Tape and Reel, 3000




### **PIN CONFIGURATION (Top View)**



### **PIN FUNCTION**

Pin Number	Pin Name	I/O	Function		
1	GND		Ground pin of controller circuit, as well as source terminal of low-side power NFET. Connect sensitive FB to this GND at a single point.		
2	SW	0	Switch node connection between low-side NFET and high-side NFET.		
3	IN	I	Input voltage supply pin, also the drain terminal of high-side power NFET.		
4	FB	I	Output voltage feedback pin. Connect to output voltage with feedbac resistor divider.		
5	EN	Ι	Enable pin. Must be pulled up to enable the device.		
6	BST	0	Power supply of high-side NFET control circuit. Connect 0.1 $\mu F$ capacitor between BST and SW pins.		

### **BLOCK DIAGRAM**



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. **SUMSEMI** (and designs) are registered trademarks of SUMSEMI Corporation. Copyright SUMSEMI Corporation. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. www.sumsemi.com.



### **FUNCTIONAL DESCRIPTION**

#### **Overview**

The SUM5841 is highly integrated, 4 A synchronous Buck convertor. It employs adaptive constant on time (ACOT) mode, and supports low ESR output capacitors such as specialty polymer capacitors and multi-layer ceramic capacitors without complex external compensation circuits. The fast transient response of this device can reduce the output capacitance.

#### Adaptive On-Time Control and PWM Operation

The main control mode of SUM5841 is pulse width modulation (PWM) with ACOT structure. This control mode control can achieve pseudo-fixed frequency and stable operation with both low-ESR and ceramic output capacitors.

The high-side MOSFET is turned on at the beginning of each cycle. When one shot timer expires, the high-side power FET is turned off. This one shot duration is set proportional to input voltage,  $V_{IN}$ , and inversely proportional to the output voltage,  $V_0$ , to achieve pseudo-fixed frequency over the input voltage range, hence it is called adaptive constant on-time control. The one-shot timer is reset and the high-side power FET is turned on again when the feedback voltage falls below the reference voltage. An internal ramp is generated to emulate output ripple, eliminating the need for ESR of output capacitor.

#### **Pulse Frequency modulation**

The SUM5841 is designed with pulse frequency modulation mode to achieve high efficiency during light load condition. As the output current decreases from heavy load condition, the inductor current also deceases and eventually comes to zero, which is the boundary between continuous conduction and discontinuous conduction modes. The low-side power FET is turned off when the zero inductor current is detected. As the load current further decreases the convertor enters into discontinuous conduction mode. The on-time is almost the same as it was in the continuous conduction mode so that it takes longer time to discharge the output capacitor with smaller load current to the level of the reference voltage. This makes the switching frequency lower, proportional to the load current, and keeps efficiency high in light load condition. The transition point to the light load operation lout(LL) current can be calculated in Equation 1.

$$I_{OUT(LL)} = \frac{1}{2 \times L \times f_{SW}} \times \frac{(V_{IN} - V_{OUT}) \times V_{OUT}}{V_{IN}}$$
(1)

In PFM mode, each switching cycle is followed by a period of energy saving sleep time. The sleep time ends when the FB voltage falls below the threshold voltage. As the output current decreases, the sleep time between switching pulses increases.

### Soft Start and Pre-Biased Soft Start

The SUM5841 is designed with an internal 1 ms soft-start. When the IN is plugged in and the EN pin becomes high, the reference voltage of PWM comparator begins to rise from zero.

If the output capacitor is pre-biased at start-up, the device begins to switch and start ramping up only after the internal reference voltage becomes greater than the feedback voltage  $V_{FB}$ . This scheme ensures that the convertors ramp up smoothly into regulation point.



#### **Current Protection**

The over-current limit (OCL) is implemented by using cycle-by-cycle valley detect control circuit. The switch current is monitored by measuring the low-side FET drain to source voltage during its on-state. This voltage is proportional to the switch current. To improve accuracy, the voltage sensing is temperature compensated.

During the on-state of high-side FET, the switch current increases at a linear rate determined by  $V_{IN}$ ,  $V_{OUT}$ , and the inductor value. During the on time of the low-side FET switch, this current decreases linearly. The average value of the switch current is the load current  $I_{OUT}$ . If the monitored current is above the OCL level, the convertor keeps low-side FET on and prevents the creation of a new set pulse, even the voltage feedback loop requires one, until the current level decreases to OCL level or lower. In next switching cycles, the on-time is set to a fixed value and the current is monitored in the same manner.

The load current is higher than the over-current threshold by one half of the peak-to-peak inductor ripple current. Also, when the current is being limited, the output voltage tends to fall as the load current is higher than the current available from the convertor. This may cause the output voltage to fall. When the FB voltage falls below the UVP threshold voltage, the UVP comparator detects it. And then, the device will shut down after the UVP delay time and re-start after the hiccup time (typically 12 ms). When the over current condition is removed, the output voltage returns to the regulated value.

#### **Under-voltage Lockout (UVLO) Protection**

UVLO protection monitors the internal regulator voltage. When the voltage is lower than UVLO threshold voltage, the device is shut off. When input voltage increases up to the upper threshold of UVLO, it begins to switch.

#### **Thermal Shutdown**

The device monitors the temperature of itself. If the temperature exceeds the threshold value (typically 170°C), the device is shut off. When the temperature falls to about 140°C or below, the convertor begins to switch.

#### **Standby Operation**

When the SUM5841 is operating in either normal CCM or PFM, they may be placed in standby by pulling the EN pin to low.



### **ABSOLUTE MAXIMUM RATING**

Over operating free-air temperature range (unless otherwise noted).

	Parameters	Min	Max	Unit
	IN, EN	-0.3	19	V
	BST	-0.3	24	V
	BST (10ns transient)	-0.3	25	V
Input Voltage	BST(vs SW)	-0.3	6.5	V
	FB	-0.3	6.5	V
	SW	-2	19	V
	SW (10 ns transient)	-3.5	20	V
ESD	Human Body Model (JEDEC JS-001)		±3000	V
ESD	Charged Device Model(JESD22-C101)		±1000	V
TJ	Junction Temperature	-40	+150	°C
TSTG	Storage Temperature	-65	+150	°C

NOTE:

Stresses beyond those listed under "ABSOLUTE MAXIMUM RATING" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### CAUTION

This integrated circuit can be damaged by ESD if you don't pay attention to ESD protection. SUMSEMI recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

SUMSEMI reserves the right to make any change in circuit design, specification or other related things if necessary without notice at any time. Please contact SUMSEMI sales office to get the latest datasheet.

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	P	Min	Тур	Max	Unit	
V <sub>IN</sub>	Supply Input Voltage Range		4.5		18	
		BST	-0.1		22	-
		BST (10ns transient)	-0.1		25	
		BST (vs SW)	-0.1		6	
Vı	Input Voltage Range	EN	-0.1		18	
		FB	-0.1		5.5	
		SW	-1.8		18	
		SW (10ns transient)	-3.5		20	
TJ	Operating Junction Temperature		-40		125	°C
TA	Ambient Temperature		-40		85	°C

### **ELECTRICAL CHARACTERISTICS**

 $V_{\text{IN}}$  = 12 V,  $T_{\text{A}}$  = –40°C to 85°C (unless otherwise noted).


Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit	
Supply Curre	ent						
lin	Operating-non-switching Supply Current	$V_{IN}$ current, EN = 5 V, $V_{FB} = 0.8$ V		300	400	μA	
IINSDN	Shutdown supply current	$V_{IN}$ current, EN = 0 V		1.0	2.5		
Logic Thresh	old						
Venh	EN High-level Input Voltage	To make sure the device is enabled, $V_{ENH}$ should be bigger than 1.6 V	1.1	1.3	1.6	- v	
V <sub>ENL</sub>	EN Low-level Input Voltage	To make sure the device is disabled, $V_{\text{ENL}}$ should be smaller than 0.8 V	0.8	1.2	1.4		
Ren	EN Pin Resistance to GND	V <sub>EN</sub> = 12 V	200	320	600	kΩ	
FB Voltage a	nd Discharge Resistance	· · · ·				-	
Vfbth	FB Threshold Voltage	$V_0 = 1.05 V$ , $I_0 = 10 mA$ , PFM operation		775		mV	
VIBII		Vo = 1.05 V, Continuous mode operation	741	760	779		
IFB	FB Input Current	V <sub>FB</sub> = 0.8 V			0.1	μA	
MOSFET							
RDS(on)h	High-side Switch Resistance	$T_A = 25^{\circ}C, V_{BST} - SW = 5 V$		50		mΩ	
R <sub>DS(on)</sub> I	Low-side Switch Resistance	$T_A = 25^{\circ}C$		22		mΩ	
Current Limit		· · · · · · · · · · · · · · · · · · ·				·	
I <sub>OCL</sub>	Current Limit	$\begin{array}{l} DC \text{ current,} \\ V_{OUT} = 1.05 \text{ V},  \text{L}_1 = 1.5  \mu\text{H} \end{array}$	4.2	6	7.7	Α	
Thermal Shu	tdown						
т.		Shutdown temperature		170			
$T_{SDN}$	Thermal Shutdown Threshold <sup>(1)</sup>	Hysteresis		30		- °C	
ON-Time Tim	er Control	· · · · ·		•			
toff(MIN)	Minimum off Time	V <sub>FB</sub> = 0.5 V		310		ns	
Soft Start				1		4	
Tss	Soft Start Time	Internal soft-start time		1.0		ms	
Frequency						<u> </u>	
F <sub>sw</sub>	Switching Frequency	$V_{IN} = 12 \text{ V}, V_O = 1.05 \text{ V},$ CCM mode		560		kHz	
Output Unde	r-voltage and Over-voltage Protect						
VUVP	Output UVP Threshold	Hiccup detect (H > L)		64		%	
THICCUP_WAIT	Hiccup on Time			1.4		ms	
THICCUP_RE	Hiccup Time Before Restart			12		ms	
UVLO	1						
		Wake up V <sub>IN</sub> voltage	3.8	4.1	4.3	<u> </u>	
UVLO	UVLO Threshold	Shutdown V <sub>IN</sub> voltage	3.3	3.6	3.8	V	
		Hysteresis V <sub>IN</sub> voltage		0.5		1	

(1) Not production tested, design assurance.



### **TYPICAL CHARACTERISTICS**

V<sub>IN</sub> = 12 V (unless otherwise noted).




CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. **SUMSCMI** (and designs) are registered trademarks of SUMSEMI Corporation. Copyright SUMSEMI Corporation. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. www.sumsemi.com.



### **TYPICAL CHARACTERISTICS (Continued)**

V<sub>IN</sub> = 12 V (unless otherwise noted).



### **APPLICATION AND IMPLEMENTATION**

#### Note

SUMSEMI does not warrant its accuracy or completeness and Information in the following applications sections is not part of the SUMSEMI component specification. Customers should be responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.


#### **Application Information**

SUM5841 is typical step-down DC-DC converter. It's typically used to convert a higher DC voltage to a lower DC voltage with a maximum available output current of 4 A. The following design procedure can be used to select component values for the SUM5841.

#### **Typical Application**

The application schematic below was developed to meet the previous requirements. This circuit is available as the evaluation module (EVM). The sections provide the design procedure.

The figure shows SUM5841 4.5 V to 18 V input, 1.05 V output converter schematics.



OUT = 1.05V/4A Reference Design

#### **Design Requirements**

This table below shows the design parameters for this application. Table1.

Parameter	Example Value		
Input voltage range	4.5 to 18 V		
Output voltage	1.05 V		
Transient response, 1.5 A load step	$\Delta V_{OUT} = \pm 2.5\%$		
Input ripple voltage	400 mV		
Output ripple voltage	30 mV		
Output current rating	4 A		
Operating frequency	560 kHz		



#### **Detailed Design Procedure**

#### **Output Voltage Resistors Selection**

The output voltage is set with a resistor divider from the output node to the FB pin. SUMSEMI recommends using 1% tolerance or better divider resistors. Start by using Equation 2 to calculate V<sub>OUT</sub>.

If customers want to improve efficiency at very light loads, we recommend using larger value resistors. High value of resistor will be more susceptible to noise and voltage errors from the FB input current will be more noticeable.

$$V_{OUT} = 0.76 \times \left(1 + \frac{R_1}{R_2}\right)$$
(2)

#### **Output Filter Selection**

The LC filter used as the output filter has double pole at:

$$f_{p} = \frac{1}{2\pi\sqrt{L_{OUT} \times C_{OUT}}}$$
(3)

The overall loop gain is set by the output set-point resistor divider network and the internal gain of the device at low frequencies. The low frequency phase is  $180^{\circ}$ . At the output filter pole frequency, the gain rolls off at a -40 dB per decade rate and the phase drops rapidly. The inductor and capacitor for the output filter should be selected so that the double pole of Equation 3 is located below the high frequency zero but close enough that the phase boost provided be the high frequency zero provides adequate phase margin for a stable circuit. To meet this requirement use the values recommended in Table 2.

Output	utput			CE - C6 (HE)		
Voltage (V)	R1 (kΩ)	R2 (kΩ)	Min	Тур	Max	C5 + C6 (μF)
1	3.15	10.0	1.5	2.2	4.7	20 to 68
1.05	3.81	10.0	1.5	2.2	4.7	20 to 68
1.2	5.79	10.0	1.5	2.2	4.7	20 to 68
1.5	9.74	10.0	1.5	2.2	4.7	20 to 68
1.8	13.7	10.0	1.5	2.2	4.7	20 to 68
2.5	22.9	10.0	2.2	2.2	4.7	20 to 68
3.3	33.4	10.0	2.2	2.2	4.7	20 to 68
5	55.79	10.0	3.3	3.3	4.7	20 to 68
6.5	75.5	10.0	3.3	3.3	4.7	20 to 68

Table 2. Recommended Component Values

The inductor peak-to-peak ripple current, peak current and RMS current are calculated using Equation 4, Equation 5, and Equation 6. The inductor saturation current rating must be greater than the calculated peak current and the RMS or heating current rating must be greater than the calculated RMS current.

$$II_{p-p} = \frac{V_{OUT}}{V_{IN(MAX)}} \times \frac{V_{IN(MAX)} - V_{OUT}}{L_{O} \times f_{SW}}$$
(4)



$$II_{peak} = I_O + \frac{II_{p-p}}{2}$$
(5)

$$I_{\rm LO(RMS)} = \sqrt{I_0^2 + \frac{1}{12}II_{\rm p-p}^2}$$
(6)

For this design example, the calculated peak current is 3.5 A and the calculated RMS current is 3.01 A. The inductor should be used with a peak current rating of 13 A and an RMS current rating of 9 A.

The capacitor value and ESR determines the amount of output voltage ripple. The SUM5841 is intended for use with ceramic or other low ESR capacitors. We recommend using values range from 20  $\mu$ F to 68  $\mu$ F. Equation 7 determines the required RMS current rating for the output capacitor.

$$I_{CO(RMS)} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{\sqrt{12} \times V_{IN} \times L_0 \times f_{SW}}$$
(7)

Two 22  $\mu$ F output capacitors are used for this design. The typical ESR is 2 m $\Omega$  each. The calculated RMS current is 0.286 A and each output capacitor is rated for 4 A.

#### Input Capacitor Selection

The SUM5841 requires an input decoupling capacitor and a bulk capacitor is needed depending on the application. We recommend a ceramic capacitor over 10  $\mu$ F for the decoupling capacitor. An additional 0.1  $\mu$ F capacitor (C3) from pin 3 to ground is optional to provide additional high frequency filtering. The capacitor voltage rating needs to be greater than the maximum input voltage.

#### **Bootstrap Capacitor Selection**

A 0.1 µF ceramic capacitor must be connected between the BST to SW pin for proper operation. We recommend using a ceramic capacitor.


#### **Power Supply Recommendations**

SUM5841 is designed to operate from input supply voltage in the range of 4.5 V to 18 V. Buck converters require the input voltage to be higher than the output voltage for proper operation. The maximum recommended operating duty cycle is 75%. Using that criteria, the minimum recommended input voltage is V<sub>0</sub>/0.75.



### **APPLICATION CURVES**


 $V_{IN}$  = 12 V (unless otherwise noted).



CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. **SUMSEMI** (and designs) are registered trademarks of SUMSEMI Corporation. Copyright SUMSEMI Corporation. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. www.sumsemi.com.




### **APPLICATION CURVES (Continued)**






### **APPLICATION CURVES (Continued)**





### **APPLICATION CURVES (Continued)**







V 1.0

### PACKAGE OUTLINE

#### TSOT23-6





Symbol	Dimensions In Millimeters					
Symbol	Min	Nom	Max			
A			0.950			
A1	0.000		0.100			
A2	0.750	0.800	0.850			
b	0.300	0.440	0.500			
с	0.110	0.160	0.200			
D	2.700	2.900	3.100			
E1	2.600	2.800	3.000			
E	1.500	1.600	1.700			
е	0.950BSC					
L	0.300	0.400	0.500			
θ	0°		8°			

CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures. **SUMSCMI** (and designs) are registered trademarks of SUMSEMI Corporation. Copyright SUMSEMI Corporation. All Rights Reserved. All other trademarks mentioned are the property of their respective owners. www.sumsemi.com.